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Multiple-valued Radix-2 Signed-Digit 
Arithmetic Circuits for 
High-Performance 
VLSI Systems 
Abstract -VLSI-oriented multiple-valued current-mode MOS arith- 
metic circuits using radix-2 signed-digit (SD) number representations are 
proposed. A prototype adder chip is implemented with 10-pm CMOS 
technology to confirm the principle operation. Furthermore, a new multi- 
plication scheme using four-input current-mode wired summations is pre- 
sented to realize a high-speed small-size multiplier. The designed 32 X 32-bit 
multiplier is composed of 18 800 transistors and required fewer intercon- 
nections. The multiply time is estimated to be 45 ns by SPICE simulation 
in 2-pm CMOS technology. It is shown that the developed technology is 
also potentially effective for the reduction of the data-bus area in VLSI. 
I .  INTRODUCTION 
N VARIOUS VLSI systems for real-time applications, I high-speed compact arithmetic circuits are required as 
macrocells. Special number representations, whch are 
called signed-digit (SD) number representations, are useful 
for such high-speed arithmetic circuits [l]. It is well known 
that the addition can be performed in a constant time 
independent of the word length. Recently, several chips 
using the SD number representation have been reported 
[2]-[5]. Most of the developed chips use radix-2 SD (also 
called redundant binary) number representation and are 
implemented with ordinary binary logic gates. However, if 
the SD number representation is used at the system level, a 
problem arise along with the large data-bus area required 
for the redundant radix-2 SD number representation. 
Multiple-valued logic circuit technology is another inter- 
esting approach in implementing SD arithmetic circuits 
because the SD number representation uses more than 
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three values in each digit [6]. Moreover, the multiple-val- 
ued signals greatly reduce the number of interconnections. 
Except for memory chips, however, no multiple-valued 
VLSI chips have been fabricated. In this paper, we propose 
radix-2 SD arithmetic circuits based on the multiple-val- 
ued bidirectional current-mode MOS circuit technology 
[7]. The bidirectional current-mode circuit technology is 
attractive for implementing SD arithmetic circuits because 
the linear summation including polarity can be performed 
by wiring. We have already applied the technology to a 
32 x 32-bit radix-4 SD multiplier [8]. The advantages in 
speed and compactness have been confirmed. The choice 
of radix 2 in this paper is because of its suitability for 
VLSI implementations and its speed performance [9]. In 
the VLSI implementation of the multiple-valued current- 
mode circuits, a decreased noise margin results from the 
channel-length modulation effect of the MOS devices. 
However, a sufficient noise margin can be obtained in 
multiple-valued radix-2 SD arithmetic circuits compared to 
hgher radix SD arithmetic circuits. 
For the first step in VLSI implementation of the multi- 
ple-valued arithmetic circuits, a prototype radix-2 SD par- 
allel adder chip is designed and implemented. The adder 
can be realized with very few transistors, and it becomes 
quite simple using bidirectional current-mode wired sum- 
mations. A multiplier is also designed using bidirectional 
current-mode circuits. A new modified binary-tree struc- 
ture based on four-input addition of partial products is 
proposed. High-speed multiplication can be realized be- 
cause the computation time is proportional to the loga- 
rithm of the word length of the operands. The current-mode 
wired summation can be fully used for the structure, so 
that the number of active devices and interconnections can 
be drastically reduced. Finally, we discuss VLSI implemen- 
tation of the multiple-valued arithmetic circuits. The multi- 
ple-valued bidirectional current-mode circuit technology is 
particularly effective for the reduction of the data-bus area 
required for the SD number representation in VLSI. 
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c ,=1 ,  w, = o  (if z ,  = 2) 
c I = l ,  w r = - 1  ( i f z , = l a n d z , - , > l )  
e, = 0, w, =1 (if z, =1 and z , - ~  <1) 
c,=O, w, = -1 (if t, = -1 and ~ , - ~ > l )  
c , = - I ,  w r = l  (if z ,  = -1 and z , - , < l )  
1 
e, = o ,  w r = o  (if z ,  = 0 )  
11. RADIX-2 SIGNED-DIGIT ARITHMETIC 
ALGORITHM 
) +  ( 5 )  
From (4) and (9, the final sum s, is determined by z, ,  
z ,  - 1, and z, - independent of the other linear sum inputs. 
Therefore, the final sum can be obtained independent of 
the word length, because the carry-propagation chains are 
eliminated. 
B. Multiplication Algorithm 
In the multiplier considered here, two's complement 
binary number representations are used at the inputs and 
the output, and the radix-2 SD number representation is 
used for the internal expression to realize high-speed mul- 
tiplication. 
One of the outstanding features of the multiplication 
algorithm is the four-input addition of partial products; 
this speeds up the multiplication, and reduces the number 
of full-adder modules and interconnections. Since the in- 
X 
Y 
SD ADDER 
SD-TO-BINARY CONVERTER 
PRODUCT 
Fig. 1.  Block diagram of the 8 X X-bit SD multiplier. 
puts are two's complement binary number representations, 
the multiplicand X and the multiplier Y are expressed as 
m - 2  
x= -xX,-12m-1+ x,2' (6) 
Y = - y  n-12n-1+ y,2/ (7) 
r = O  
il - 2  
/ = o  
where n and m are even integers. The following expression 
of X is obtained by using the digit X I  = 1 - x ,  and substi- 
tuting x ,  = 1 - X I  into (6): 
nl - 2 
x=X,12m-1-  c X J - 1 .  (8) 
, = O  
The product P, of X and an arbitrary digit y, of Y is 
given by 
n - 1  
P / = Y / x =  c P 1 , , 2 '  
r = O  
(9) 
where p , , ,  is a partial product. When j is even, (6) is used 
for the generation of product PI, and when J is odd, (8) is 
used. Thus, the partial products p , , ,  ( j  = even) and p , , ,  
( J  = odd), respectively, belong to the sets ( 0 , l )  and 
{ - 1 , O )  except for the most significant digits. Therefore, 
the linear sum z,,, of four successive partial products 
- 
' I , ,  - P1.4, + P1-1 ,4 ,+1  + P 1 - 2 . 4 1 t 2  + P 1 - 3 . 4 , + 3  (lo) 
obviously belongs to the set { - 2, - 1,0,1,2}. This means 
that four product operands, P4,, P4 ,+l ,  P4J+2,  and P4,+3, 
can be added in parallel by using the radix-2 SD adder, 
because the linear sum of the SD adder allows values from 
-2 to 2 for each digit. 
Another feature of the multiplier is the high-speed modi- 
fied binary-tree structure. Fig. 1 shows a block diagram of 
the 8 X 8-bit multiplier. Since every four partial-product 
operands are added in parallel by using SD adders, the 
number of operands is reduced by one fourth at the 
outputs of the first-level SD adders. A product operand 
represented as an SD number is obtained by adding the 
two operands from the first level. At the final stage, the 
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(a) 20 21 2.7 
(b) 
Fig. 2. Bidirectional current wired summation. (a) Wired summation. 
(b) Corresponding implementation with binary gates. 
SD number is converted into a two’s complement binary 
number as a final result. The conversion can be performed 
by high-speed two-input binary adder such as carry look- 
ahead adder [2]. Thus the multiplication can be achieved at 
high speed by the modified binary-tree scheme. The multi- 
ply time is proportional to the logarithm of the word 
length of operands. In this case, the final product is 
produced with two levels of SD adders and the SD-to- 
binary converter. 
In order to reduce the number of partial products, 
binary multipliers often use the modified Booth’s algo- 
rithm [ll]. The algorithm can also be used in our multi- 
plier. In the n X n-bit multiplier, the number of full-adder 
levels necessary for reduction to a single product operand 
is given by 
L = [log, ~ 4 ) 1  (11) 
where [ a ]  denotes the smallest integer such that [ a ]  a 
111. CIRCUIT DESIGN 
A. Bidirectional Current- Mode Basic Circuits 
The most attractive feature of the multiple-valued bidi- 
rectional current-mode MOS circuits is that linear summa- 
tion including polarity can be performed by wiring. Fig. 
2(a) illustrates the principle of the bidirectional wired 
summation. From Kirchhoff‘s current law, the current z is 
equal to the sum of the two currents x and y .  We use the 
principle for the arithmetic linear summation, so that the 
resulting arithmetic circuits become quite simple. The cor- 
responding implementation using ordinary binary logic 
gates is shown in Fig. 2(b) where x, y E { - l , O , l }  and 
z E { - 2, - 1,0,1.2} are coded as 2-bit or 3-bit two’s com- 
plement binary numbers. In Fig. 2(b), complicated circuits 
are necessary for the linear summation including polarity. 
In order to realize the specific arithmetic circuits, several 
basic circuits are required together with wiring. Fig. 3 
shows the available basic bidirectional current-mode cir- 
cuits. We have already reported basic circuits suitable for 
radix-4 SD arithmetic chip [2]. In Fig. 3, several basic 
circuits are modified from the original version. Fig. 3(a) 
shows a current source using a p-channel depletion-mode 
MOSFET [2]. With the current source, the unit current I ,  
can be set at the specified value by threshold-voltage 
VSS 
Fig. 3. Summary of the basic bidirectional current-mode circuits. (a) 
Depletion-mode PMOS current source. (b) Switched current source. (c) 
NMOS current mirror. (d) PMOS current mirror. (e) Threshold detec- 
tor TD(,T,, T,; T). ( f )  Threshold detector TD(T: x). (9) Bidirectional 
current input circuit. 
control. This type of current source is quite insensitive to 
the fluctuation of the supply voltage VDD and requires no 
bias source other than V D D .  
The switched current source can be realized by connect- 
ing pass transistors with the current source. Fig. 3(b) 
shows an example. The function is defined as 
where m,  0 ,  and U are a positive integer, logical AND 
operator, and logical OR operator, respectively, and A ,  B 
and C are two-valued voltage-mode signals in negative 
logic. The partial use of binary logical operations allows 
efficient design of the radix-2 SD arithmetic circuits. 
The MOS current mirrors constitute the main basic 
circuits. Fig. 3(c) and (d) shows the NMOS and PMOS 
current mirrors producing three replicas of an input. The 
current mirrors are also used for inverting the current 
direction. 
The threshold detection function can be realized with 
the principle of a current differencing amplifier. Fig. 3(e) 
shows the threshold detector whose function is given by 
“1,” (if TI < x < T,) 
Y = TD( T I ,  T2; X )  = “0,” (otherwise). (13) 
The output is defined as negative logic. If T, = C O ,  the 
schematic is simplified as shown in Fig. 3(f) and the 
function is denoted by Y = TD(T; x). Fig. 3(e) is a newly 
introduced basic circuit. The resulting arithmetic circuits 
are simplified using the threshold detector of Fig. 3(e), as 
compared to the conventional method using only the 
threshold detector of Fig. 3(f). 
The above basic circuits allow a single directional cur- 
rent at the inputs and outputs. An interfacing circuit 
between bidirectional and single-directional currents is re- 
quired. The function is provided by the bidirectional cur- 
rent input circuit shown in Fig. 3(g). The schematic is 
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%I 5, 5,-1 
Fig. 4. Radix-2 parallel SD adder. 
simpler than the original one which requires four addi- 
tional transistors. Fig. 3(g) consists of NMOS and PMOS 
current mirrors. The threshold voltages of the transistors 
used for the current mirrors are set at 
where VTll and VTp are the threshold voltages of the 
NMOS and PMOS transistors, respectively. I f  the input 
current equals zero, both output currents of the NMOS 
and PMOS current mirrors are zero. Let the current flow- 
ing into the circuit be positive, while the current flowing 
out from the circuit be negative. If the input current is 
positive, the replica of the input current flows from the 
output of the NMOS current mirror and the output cur- 
rent of the PMOS current mirror remains zero. If the input 
current is negative, the replica of the input current flow 
from the output of the PMOS current mirror and the 
output current of the NMOS current mirror becomes zero. 
Thus the input bidirectional current is decomposed into 
positive and negative components. 
B. Parallel SD Adder 
By using the bidirectional current-mode circuit technol- 
ogy, the radix-2 parallel SD adder can be designed as 
shown in Fig. 4. Two linear summations of ( 2 )  and (4) can 
be performed by wiring without active devices. The opera- 
tion of (3) is performed with a SD full adder (SDFA). The 
SDFA is designed based on ( 5 ) ,  which is the detailed 
description of the SDFA. First, with the bidirectional 
current input circuit, the input signal z, is decomposed 
into the positive component z,? and negative component 
i,-, where 
i,+ 1 - 1  7 * z, = 0 
&,- - - z ,  
(if z ,  2 0) 
7 -  z,i = 0, (if i, < 0) 
Second, with the function of the threshold detectors the 
two-valued signals A,+, A,-, BT and B,- are defined as 
A,’ = TD(0.5,1.5; z,! ) ( 17a) 
B , ’ = T D ( l S ; z : )  (17b) 
A,- = TD(0.5,1.5; z , - )  (17c) 
B,- = TD(1.5; i,-). (17d) 
L - 
V,,=V&2 ’I 
E,., 
Fig. 5 .  Current-mode SD full adder (SDFA) 
MULTI  P L I  C A N D  
P R O D U C T  
Fig. 6. Structure of the 8 x 8-bit SD multiplier. 
The state signal E, is also defined as 
E,=TD(0 .5 ;  z : ) .  (174  
c, = f ( l ;  B : . A : v E , - , ) - ~ ( ~ ;  B , . A , u G )  (18) 
From ( 5 ) ,  (12), and (17), the carry c, and w, are written as 
w1 = f ( 1  ; ( A:VA; ) . EJ - f( 1 ; ( A :VAL ) . E, - ,) . (19) 
From (16)-(19), the SDFA is designed with 34 transis- 
tors as shown in Fig. 5.  The structure of the adder is quite 
simple, and the number of interconnections and transistors 
is much fewer than in ordinary binary adders such as the 
carry lookahead adder. 
C. Multiplier 
Fig. 6 shows the structure of the 8 x 8-bit multiplier. The 
multiplier has a very regular structure, so that it is suitable 
for VLSI implementation. The inputs and output are of 
two’s complement binary number representation. The P 
cells, Q cells, and A cells are the partial product generator 
(PPG) whose output is E { O , l } ,  the PPG whose output is 
E { - l ,O} ,  and the SDFA, respectively. The schematics of 
the PPGs are quite simple, as shown in Fig. 7. The P cell 
of Fig. 7(a) is composed of six transistors, while the Q cell 
of Fig. 7(b) is composed of eight transistors, because an 
NMOS current mirror is necessary for inverting the cur- 
rent direction. Since the linear summation of every four 
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(a) (b) 
Fig. 7. Partial product generator (PPG). (a) P cell. (b) Q cell 
Fig. 8. Photomicrograph of the fabricated chip. 
partial products is performed by wiring, interconnections 
between modules are simple and few. It is obvious that the 
multiplication is completed with two levels of SD adders 
and the SD-to-binary converter. 
If the modified Booth's algorithm is used, the structure 
is further simplified because the number of partial prod- 
ucts is reduced by half. In general, the schematic of the 
PPG is more complicated than the straightforward ap- 
proach using the AND gate. However, since the reduction 
of the number of full adders also results from the use of 
the algorithm, the total number of transistors in the multi- 
plier is greatly reduced. 
Iv. RESULTS AND DISCUSSION 
A.  Implementation of Prototype Chip 
To confirm the principal operation, a prototype 2-bit 
parallel SD adder chip is implemented using 10-pm CMOS 
technology. Fig. 8 shows the photomicrograph. The effec- 
tive size of the SDFA module is 70X 160X2, where X = 
5 pm. A CMOS binary full adder is also designed based on 
the same design rule. The effective size is 66 X 140X2. The 
typical transfer characteristics for the case of z ,  2 0 are 
shown in Fig. 9. Fig. 9(a) shows the characteristics and 
schematic when z ,  . = 0. In this case, the final sum s, is 
equal to w,. The characteristics correspond to Table I, 
which shows the relationship between inputs and outputs 
of the SDFA when z , - ~  > 1. Fig. 9(b) shows the character- 
Cl s, 
c,'- 
s,l- 
0- 
0- 0- si 
O i  2 4  0 1  2 Z i  
(a) (b) 
Fig. 9. Current transfer curves of the SD adder (24.4 pA/div). 
(a) z , - ~  = 0. (b) z , - ~  = 2. 
TABLE I 
MAPPING FOR c,, w,, AND F, FROM z, IN THE CASE OF z, > l  
zi ci wi si 
0 0 0 0  
-1 -1 1 1 
TABLE I1 
MAPPING FOR c,, w, .  AND s, PROM z ,  IN THE CASE OF Z, -, < 1 
istics and schematic when zrP1 = 2. In this case, the carry 
c , - ~  equals 1, and the final sum s, equals w, +l.  These 
characteristics correspond to Table 11. Consequently, it is 
clear that the fabricated chip is operating well according to 
the additional algorithm mentioned above. 
B. Speed Evaluation Using SPICE2 
In multiple-valued current-mode integrated circuits it is 
difficult to measure the intrinsic propagation delay time 
because the parasitic capacitance of the measurement tool 
affects the current waveform or response of the chip. In 
order to measure the accurate response, an on-chip en- 
coder, decoder, and output buffer are necessary [12]. The 
fabricated chip does not include such measurement cir- 
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B i n a r y  Wal lace  
Tree Mu1 t i p l i e r  
56 
Intermediate 
t i m e ( n s )  
~ 
Number of  
T r a n s i s t o r s  
Number of  
F u l l  Adders 
Fig. 10. Current response of the designed SDFA. 
18.800 45,000 
240 470 
cuits. Therefore speed performance of the SDFA is esti- 
mated by SPICE simulation. Fig. 10 shows the simulated 
current response of the SDFA. In this simulation 2-pm 
LSI implementation is assumed. The broken line shows the 
input current signal, and the solid lines show the carry and 
intermediate sum output. The maximum delay time is 
estimated to be approximately 7 ns, which is faster than 
the 11 ns of the radix-4 SD adder that has been reported 
[7]. The improvement of the speed when compared to the 
radix-4 adder is due mainly to its simple structure. In the 
radix-4 adder, a quantizer circuit is required for the regen- 
eration of the current level. The quantizer connected with 
the output of the full adder causes additional delay. On the 
other hand, the signal levels of the radix-2 SD adder are 
regenerated at the output without the quantizer. 
The multiply time of the proposed multiplier is also 
estimated by simulation. In the 32 x 32-bit multiplier using 
the modified Booth’s algorithm, the multiply time is given 
by 
t,, = t ,  + t ,  + 3t, + t ,  (20) 
where t,, t,, t u ,  and t,. are the maximum delay time of the 
encoder, the PPG, the SD full adder, and the SD-to-binary 
converter. By substituting these delay times, t,= 5 ns, 
t ,  = 2 ns, tu  = 7 ns, and t ,  =17 ns, obtained by simulation, 
and the multiply time is estimated to be 45 ns. 
Number o f  
I n t e r c o n n e c t i o n s  
Between Modules 
C. Compurison 
The comparison of the proposed multiplier and the 
binary multiplier using the Wallace tree [13] is shown in 
Table 111 for a 32-bit precision. Both multipliers use the 
modified Booth’s algorithm for the partial product genera- 
tion. According to simulation, the proposed multiplier is 
faster than the binary multiplier. With regard to area, our 
multiplier is obviously superior to the binary multiplier 
because the number of transistors and the number of 
interconnections between modules are greatly reduced. 
310 1,490 
D. VLSI-Implementation Considerations 
The high-speed regular tree structure of the SD multi- 
plier is useful for the complicated arithmetic VLSI sys- 
tems. For example, an arithmetic circuit for vector inner 
product C = A . B ,  where A = ( A l ,  A, ,  A, ,  A 4 )  and B = 
(Bl, B,, B,, B4), can be constructed as shown in Fig. 11. In 
the multipliers, the SD-to-binary converter is removed so 
that the addition of their outputs can be performed by the 
SD adder in a tree structure. In general, the advantage of 
TABLE I11 
COMPARISON F Two MULTIPLIERS 
(BI n a r y )  
t (Binary) 
Fig. 11. Structure of the arithmetic circuits for vector inner product. 
I I I 
D Multiplier 1 D q Z #  
v 
E 
v 
E 
(4 (b) 
Fig. 12. Comparison of the data-bus area required for SD number 
representation. (a) With binary logic gates. (b) With multiple-valued 
current-mode logic circuits. 
fast SD arithmetic may be lost by the conversion between 
the SD and binary number representations. If the SD-to- 
binary conversion is performed at the final stage of the 
system, the disadvantage of the conversion can be greatly 
reduced. The multiple-valued current-mode circuit ap- 
proach is also ef :tive for such complicated VLSI systems 
using SD number representation. Fig. 12 illustrates the 
data-bus area for connecting the outputs of the two SD 
multipliers with the input of the SD adder. If the system is 
implemented with binary gates, a large data-bus area is 
required. For instance, in 32-bit precision, 64 data lines are 
necessary because of the redundancy of the SD number 
representation. On the other hand, with the multiple- 
valued current-mode approach, the data-bus area can be 
reduced by at least one-fourth. This is because not only is 
the information delivered by multiple levels of signals (five 
levels at maximum), but also the information is com- 
pressed by the linear summation. 
. .  
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The VLSI implementation of the proposed multiple-val- 
ued arithmetic circuits using submicrometer technology 
still involves a few problems. For instance, a decreased 
noise immunity results from the channel-length modula- 
tion effect of the device used for the current source and 
current mirrors. One solution for this problem is to use a 
special device with the reduced channel-length modulation 
effect. For instance, a diffusion self-aligned MOS device 
which has a double-diffused structure at the source region 
[14] will be useful. If the problems are successfully solved, 
the multiple-valued current-mode circuit technique is ex- 
pected to be a key technology in overcoming the problem 
of the complicated wiring in VLSI. 
V. CONCLUSION 
High-speed, compact, radix-2, signed-digit arithmetic 
circuits suitable for macrocells in VLSI are proposed. The 
multiple-valued bidirectional current-mode circuit technol- 
ogy is essentially suitable for the compact implementation. 
The successful operation of the implemented prototype 
adder chip is confirmed. The current-mode wired summa- 
tion is effective not only for the realization of the high- 
speed compact multiplier, but also for the reduction of the 
data-bus area in the VLSI system. 
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